
P
LL
s
-
s
M
T
6 - 45
HMC703LP4E
v02.0813
8 GHz fractional syntHesizer
For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824
978-250-3343 978-250-3373 fax Order On-line at www.hittite.com
Application Support: pll@hittite.com
reGister MaP
table 13. reg 00h iD register (read only)
BIT
TYPE
NAME
W
DEFLT
DEsCRIPTION
[23:0]
RO
chip_ID
24
97370h
PLL ID
table 13. reg 00h open Mode read address/rst strobe register (Write only) (Continued)
BIT
TYPE
NAME
W
DEFLT
DEsCRIPTION
[4:0]
WO
ReadAddr
5
0
Write the intended read address to this register for Open Mode
register reads. On the 1st sPI clock of the next cycle the data is
read and the shift-out begins.
table 13. reg 00h open Mode read address register (Write only) (Continued)
BIT
TYPE
NAME
W
DEFLT
DEsCRIPTION
5
WO
softRst
1
0
soft-reset. When 1, it Resets the registers to POR state, and is-
sues POR to analog.
table 14. reg 01h rst register
BIT
TYPE
NAME
W
DEFLT
DEsCRIPTION
0
R/W
EnPinsel
0
If 1, the master chip enable is taken from the pin rather than from
the sPI.
1
R/W
EnFromsPI
1
The master Enable from the sPI. Write a 0 to power-down the chip.
[9:2]
R/W
EnKeepOns
8
0
While the chip is disabled, the user has the option to keep the
following sub-circuits active by writing a 1 to the appropriate bits.
[2] Bias, [3] PFD, [4] CHP, [5] RefBuf, [6] VCOBuf, [7] GPO, [8]
VCODIVA, [9] VCODIVB
10
R/W
EnsyncChpDis
1
0
If 1, then following a disable event, the charge-pump is disabled
synchronously on the falling edge of the divided reference to tri-
state the charge pump without transient.
table 15. reg 02h refDiV register
BIT
TYPE
NAME
W
DEFLT
DEsCRIPTION
[13:0]
R/W
rdiv
14
1
Reference Divider ’R’ Value
Divider use also requires refBufEn Reg08[3]=1
min 1d
max 16383d